
CAT9552
Write Operations
Data is transmitted to the CAT9552 registers using the
write sequence shown in Figure 9.
If the AI bit from the command byte is set to “1”, the
CAT9552 internal registers can be written sequentially.
After sending data to one register, the next data byte will be
sent to the next register sequentially addressed.
Read Operations
The CAT9552 registers are read according to the timing
diagrams shown in Figure 10 and Figure 11. Data from the
register, defined by the command byte, will be sent serially
on the SDA line.
After the first byte is read, additional data bytes may be
read when the auto ? increment flag, AI, is set. The additional
data byte will reflect the data read from the next register
sequentially addressed by the (B3, B2, B1, B0) bits of the
command byte.
When reading Input Port Registers (Figure 11), data is
clocked into the register on the failing edge of the
acknowledge clock pulse. The transfer is stopped when the
master will not acknowledge the data byte received and issue
the STOP condition.
LED Pins Used as General Purpose I/O
Any LED pins not used to drive LEDs can be used as
general purpose input/output, GPIO.
When used as input, the user should program the
corresponding LED pin to Hi ? Z (“01” for the LSx register
bits). The pin state can be read via the Input Register
according to the sequence shown in Figure 11.
For use as a logic output, an external pull ? up resistor
should be connected to the pin. The value of the pull ? up
resistor is calculated according to the DC operating
characteristics. To set the output high, the user has to
program the output Hi ? Z writing “01” into the
corresponding LED Selector (LSx) register bits. The output
pin is set low when the output is programmed low through
the LSx register bits (“00” in LSx register bits).
GPIO can also be used as PWM outputs by setting the
LED Selector (LSx) register to “10” or “11” to output either
the BLINK0 or BLINK1 waveform.
SCL
1 2 3 4 5 6 7 8
Slave Address
9
Command Byte
Data To Register 1
Data To Register 2
SDA S 1 1 0 0 A2 A1 A0 0 A 0 0 0 AI B3 B2 B1 B 0 A
DATA 1
A
1.0 A
Start Condition
R/W
Acknowledge
From Slave
Acknowledge
From Slave
Acknowledge
From Slave
WRITE TO REGISTER
DATA OUT FROM PORT
t pv
Figure 9. Write to Register Timing Diagram
Slave Address
Acknowledge
From Slave
Acknowledge
From Slave
Slave Address
Acknowledge
From Slave
Acknowledge From Master
Data From Register
S 1
1 0 0 A2 A1 A0 0 A
COMMAND BYTE
A S
1 1 0 0 A2 A1 A0 1 A MSB
DATA
LSB A
R/W
At This Moment Master ? Transmitter
Becomes Master ? receiver and
Slave ? Receiver Becomes
R/W
First Byte
Auto ? increment
Register Address
If AI = 1
Slave ? Transmitter
Data From Register
No Acknowledge
From Master
Note: Transfer can be stopped at any time by a STOP condition.
MSB
DATA
LSB NA P
Last Byte
Figure 10. Read from Register Timing Diagram
http://onsemi.com
9